Date: Tue, 9 Jul 2024 08:39:29 +0800
From: Chen Wang <unicorn_wang@outlook.com>
To: soc@kernel.org
Cc: conor@kernel.org, arnd@arndb.de, linux-riscv@lists.infradead.org,
 inochiama@outlook.com, xiaoguang.xing@sophgo.com, haijiao.liu@sophgo.com,
 chao.wei@sophgo.com, unicorn_wang@outlook.com
Subject: [GIT PULL] RISC-V Sophgo Devicetrees for v6.11

SGV5IEFybmQsCgpQbGVhc2UgcHVsbCBkdCBjaGFuZ2VzIGZvciBSSVNDLVYvU29waGdvLgoKSSBo
b3BlIHRoaXMgUFIgaXMgbm90IHRvbyBsYXRlLCBiZWNhdXNlIEkganVzdCBnb3QgdGhlIG1lc3Nh
Z2UgdG9kYXkgCmZyb20gU3RlcGhlbiB0aGF0IHRoaXMgY2xvY2sgZHJpdmVyIHBhcnQgaGFzIGJl
ZW4gbWVyZ2VkIGludG8gY2xrLW5leHQuCgpKdXN0IEZZSTogCmh0dHBzOi8vbG9yZS5rZXJuZWwu
b3JnL2xpbnV4LXJpc2N2L2I4ZGJkZGUyNDEyZDk3NGJhYTI0NjExYjE2Y2RhNWY3LnNib3lkQGtl
cm5lbC5vcmcvCgoKVGhhbmtzLApDaGVuLgoKVGhlIGZvbGxvd2luZyBjaGFuZ2VzIHNpbmNlIGNv
bW1pdCAxNjEzZTYwNGRmMGNkMzU5Y2YyYTdmYmQ5YmU3YTBiY2ZhY2ZhYmQwOgoKIMKgIExpbnV4
IDYuMTAtcmMxICgyMDI0LTA1LTI2IDE1OjIwOjEyIC0wNzAwKQoKYXJlIGF2YWlsYWJsZSBpbiB0
aGUgR2l0IHJlcG9zaXRvcnkgYXQ6CgogwqAgaHR0cHM6Ly9naXRodWIuY29tL3NvcGhnby9saW51
eC5naXQgdGFncy9yaXNjdi1zb3BoZ28tZHQtZm9yLXY2LjExCgpmb3IgeW91IHRvIGZldGNoIGNo
YW5nZXMgdXAgdG8gYjEyNDBhMzk1MTFiOTIwNjI5M2I4MmFjMzcyYzUxMTRkNmUxNTgyMToKCiDC
oCByaXNjdjogZHRzOiBhZGQgY2xvY2sgZ2VuZXJhdG9yIGZvciBTb3BoZ28gU0cyMDQyIFNvQyAo
MjAyNC0wNy0wOSAKMDg6MTk6NTIgKzA4MDApCgotLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t
LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tClJJU0MtViBEZXZpY2V0cmVlcyBm
b3IgdjYuMTEKClNvcGdobzoKQWRkIGNsb2NrIHN1cHBvcnQgZm9yIFNHMjA0Mi4KClNpZ25lZC1v
ZmYtYnk6IENoZW4gV2FuZyA8dW5pY29ybl93YW5nQG91dGxvb2suY29tPgoKLS0tLS0tLS0tLS0t
LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQpDaGVu
IFdhbmcgKDEpOgogwqDCoMKgwqDCoCByaXNjdjogZHRzOiBhZGQgY2xvY2sgZ2VuZXJhdG9yIGZv
ciBTb3BoZ28gU0cyMDQyIFNvQwoKIMKgYXJjaC9yaXNjdi9ib290L2R0cy9zb3BoZ28vc2cyMDQy
LW1pbGt2LXBpb25lZXIuZHRzIHwgMTIgKysrKysrKysrKysrCiDCoGFyY2gvcmlzY3YvYm9vdC9k
dHMvc29waGdvL3NnMjA0Mi5kdHNpwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgfCA1NSAKKysr
KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrLQogwqAy
IGZpbGVzIGNoYW5nZWQsIDY2IGluc2VydGlvbnMoKyksIDEgZGVsZXRpb24oLSkKCgoKCgpfX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1yaXNjdiBt
YWlsaW5nIGxpc3QKbGludXgtcmlzY3ZAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMu
aW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LXJpc2N2Cg==

.
Date: Fri, 12 Jul 2024 17:41:22 +0530
From: Anup Patel <anup@brainfault.org>
To: Paolo Bonzini <pbonzini@redhat.com>
Cc: Palmer Dabbelt <palmer@rivosinc.com>, Palmer Dabbelt <palmer@dabbelt.com>, 
	Andrew Jones <ajones@ventanamicro.com>, Atish Patra <atishp@atishpatra.org>, 
	Atish Patra <atishp@rivosinc.com>, KVM General <kvm@vger.kernel.org>, 
	"open list:KERNEL VIRTUAL MACHINE FOR RISC-V (KVM/riscv)" <kvm-riscv@lists.infradead.org>, 
	linux-riscv <linux-riscv@lists.infradead.org>
Subject: [GIT PULL] KVM/riscv changes for 6.11

Hi Paolo,

We have the following KVM RISC-V changes for 6.11:
1) Redirect AMO load/store access fault traps to guest
2) Perf kvm stat support for RISC-V
3) Use HW IMSIC guest files when available

In addition to above, ONE_REG support for Zimop,
Zcmop, Zca, Zcf, Zcd, Zcb and Zawrs ISA extensions
is going through the RISC-V tree.

Please pull.

Regards,
Anup

The following changes since commit 0fc670d07d5de36a54f061f457743c9cde1d8b46:

  KVM: selftests: Fix RISC-V compilation (2024-06-06 15:53:16 +0530)

are available in the Git repository at:

  https://github.com/kvm-riscv/linux.git tags/kvm-riscv-6.11-1

for you to fetch changes up to e325618349cdc1fbbe63574080249730e7cff9ea:

  RISC-V: KVM: Redirect AMO load/store access fault traps to guest
(2024-06-26 18:37:41 +0530)

----------------------------------------------------------------
KVM/riscv changes for 6.11

- Redirect AMO load/store access fault traps to guest
- Perf kvm stat support for RISC-V
- Use HW IMSIC guest files when available

----------------------------------------------------------------
Anup Patel (2):
      RISC-V: KVM: Share APLIC and IMSIC defines with irqchip drivers
      RISC-V: KVM: Use IMSIC guest files when available

Shenlin Liang (2):
      RISCV: KVM: add tracepoints for entry and exit events
      perf kvm/riscv: Port perf kvm stat to RISC-V

Yu-Wei Hsu (1):
      RISC-V: KVM: Redirect AMO load/store access fault traps to guest

 arch/riscv/include/asm/kvm_aia_aplic.h             | 58 ----------------
 arch/riscv/include/asm/kvm_aia_imsic.h             | 38 -----------
 arch/riscv/kvm/aia.c                               | 35 ++++++----
 arch/riscv/kvm/aia_aplic.c                         |  2 +-
 arch/riscv/kvm/aia_device.c                        |  2 +-
 arch/riscv/kvm/aia_imsic.c                         |  2 +-
 arch/riscv/kvm/trace.h                             | 67 +++++++++++++++++++
 arch/riscv/kvm/vcpu.c                              |  7 ++
 arch/riscv/kvm/vcpu_exit.c                         |  2 +
 tools/perf/arch/riscv/Makefile                     |  1 +
 tools/perf/arch/riscv/util/Build                   |  1 +
 tools/perf/arch/riscv/util/kvm-stat.c              | 78 ++++++++++++++++++++++
 tools/perf/arch/riscv/util/riscv_exception_types.h | 35 ++++++++++
 13 files changed, 215 insertions(+), 113 deletions(-)
 delete mode 100644 arch/riscv/include/asm/kvm_aia_aplic.h
 delete mode 100644 arch/riscv/include/asm/kvm_aia_imsic.h
 create mode 100644 arch/riscv/kvm/trace.h
 create mode 100644 tools/perf/arch/riscv/util/kvm-stat.c
 create mode 100644 tools/perf/arch/riscv/util/riscv_exception_types.h

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

.
