Date: Tue, 10 Sep 2024 23:02:17 +0100
From: Conor Dooley <conor@kernel.org>
To: soc@kernel.org
Cc: conor@kernel.org, palmer@dabbelt.com, linux-riscv@lists.infradead.org
Subject: [GIT PULL] RISC-V config for v6.12


--===============2535931206423146765==
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="yP0QS5j1N9BokM1p"
Content-Disposition: inline


--yP0QS5j1N9BokM1p
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline

Hey Arnd,

Practically nothing for you this cycle, so this will be my only PR.
There's both Microchip and Spacemit stuff on the lists, but none of it
ready for this cycle.

Cheers,
Conor.

The following changes since commit 8400291e289ee6b2bf9779ff1c83a291501f017b:

  Linux 6.11-rc1 (2024-07-28 14:19:55 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ riscv-config-for-v6.12

for you to fetch changes up to 72160ec6cb12613663f26d89049b95f8dc9fa000:

  riscv: defconfig: Enable pinctrl support for CV18XX Series SoC (2024-09-09 12:55:53 +0100)

----------------------------------------------------------------
RISC-V config for v6.12

Two patches, enabling clock and pinctrl support in defconfig for Sopghgo
devices.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

----------------------------------------------------------------
Chen Wang (1):
      riscv: defconfig: sophgo: enable clks for sg2042

Inochi Amaoto (1):
      riscv: defconfig: Enable pinctrl support for CV18XX Series SoC

 arch/riscv/configs/defconfig | 7 +++++++
 1 file changed, 7 insertions(+)

--yP0QS5j1N9BokM1p
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZuDB6QAKCRB4tDGHoIJi
0hNXAP0YwgjXERXateyyMSzrmh3Ax84qnZUGVW/ofoKk2cVTLAEAx6V6QwqDSvuW
ELWvPRfyrTazD2XyC/ukrX05gjbSsQw=
=0yyF
-----END PGP SIGNATURE-----

--yP0QS5j1N9BokM1p--


--===============2535931206423146765==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

--===============2535931206423146765==--


.
Date: Thu, 12 Sep 2024 09:25:44 -0700 (PDT)
From: Palmer Dabbelt <palmer@rivosinc.com>
To: Linus Torvalds <torvalds@linux-foundation.org>
Subject: [GIT PULL] RISC-V Fixes for 6.11-rc8

The following changes since commit 1ff95eb2bebda50c4c5406caaf201e0fcb24cc8f:

  riscv: Fix RISCV_ALTERNATIVE_EARLY (2024-09-03 07:57:55 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux.git tags/riscv-for-linus-6.11-rc8

for you to fetch changes up to 7c1e5b9690b0e14acead4ff98d8a6c40f2dff54b:

  riscv: Disable preemption while handling PR_RISCV_CTX_SW_FENCEI_OFF (2024-09-10 20:38:46 -0700)

----------------------------------------------------------------
RISC-V Fixes for 6.11-rc8

* Two fixes for smp_processor_id() calls in preemptible sections: one if
  the perf driver, and one in the fence.i prctl.

----------------------------------------------------------------
Alexandre Ghiti (1):
      drivers: perf: Fix smp_processor_id() use in preemptible code

Charlie Jenkins (1):
      riscv: Disable preemption while handling PR_RISCV_CTX_SW_FENCEI_OFF

 arch/riscv/mm/cacheflush.c   | 12 ++++++------
 drivers/perf/riscv_pmu_sbi.c |  7 ++++++-
 2 files changed, 12 insertions(+), 7 deletions(-)

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

.
Date: Sat, 14 Sep 2024 13:17:13 +0530
From: Anup Patel <anup@brainfault.org>
To: Paolo Bonzini <pbonzini@redhat.com>
Cc: Palmer Dabbelt <palmer@rivosinc.com>, Palmer Dabbelt <palmer@dabbelt.com>, 
	Andrew Jones <ajones@ventanamicro.com>, Atish Patra <atishp@atishpatra.org>, 
	Atish Patra <atishp@rivosinc.com>, KVM General <kvm@vger.kernel.org>, 
	"open list:KERNEL VIRTUAL MACHINE FOR RISC-V (KVM/riscv)" <kvm-riscv@lists.infradead.org>, 
	linux-riscv <linux-riscv@lists.infradead.org>
Subject: [GIT PULL] KVM/riscv changes for 6.12

Hi Paolo,

We have only 4 KVM RISC-V fixes for 6.12. There
are quite a few in-flight patches waiting for more
reviews and these will be included in 6.13.

Please pull.

Regards,
Anup

The following changes since commit 47ac09b91befbb6a235ab620c32af719f8208399:

  Linux 6.11-rc4 (2024-08-18 13:17:27 -0700)

are available in the Git repository at:

  https://github.com/kvm-riscv/linux.git tags/kvm-riscv-6.12-1

for you to fetch changes up to 5aa09297a3dcc798d038bd7436f8c90f664045a6:

  RISC-V: KVM: Fix to allow hpmcounter31 from the guest (2024-08-19
08:58:21 +0530)

----------------------------------------------------------------
KVM/riscv changes for 6.12

- Fix sbiret init before forwarding to userspace
- Don't zero-out PMU snapshot area before freeing data
- Allow legacy PMU access from guest
- Fix to allow hpmcounter31 from the guest

----------------------------------------------------------------
Andrew Jones (1):
      RISC-V: KVM: Fix sbiret init before forwarding to userspace

Anup Patel (1):
      RISC-V: KVM: Don't zero-out PMU snapshot area before freeing data

Atish Patra (2):
      RISC-V: KVM: Allow legacy PMU access from guest
      RISC-V: KVM: Fix to allow hpmcounter31 from the guest

 arch/riscv/include/asm/kvm_vcpu_pmu.h | 21 +++++++++++++++++----
 arch/riscv/kvm/vcpu_pmu.c             | 14 ++------------
 arch/riscv/kvm/vcpu_sbi.c             |  4 ++--
 3 files changed, 21 insertions(+), 18 deletions(-)

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

.
