Date: Wed, 6 Nov 2024 09:12:30 +0800
From: Chen Wang <unicorn_wang@outlook.com>
To: soc@kernel.org
Cc: Conor Dooley <conor@kernel.org>, Arnd Bergmann <arnd@arndb.de>,
 Inochi Amaoto <inochiama@outlook.com>,
 linux-riscv <linux-riscv@lists.infradead.org>,
 Xiaoguang Xing <xiaoguang.xing@sophgo.com>, Chao Wei <chao.wei@sophgo.com>,
 Liu Gui <kenneth.liu@sophgo.com>,
 Thomas Bonnefille <thomas.bonnefille@bootlin.com>
Subject: [GIT PULL] RISC-V Sophgo Devicetrees for v6.13

SGV5IEFybmQsCgpQbGVhc2UgcHVsbCBkdCBjaGFuZ2VzIGZvciBSSVNDLVYvU29waGdvLgoKVGhh
bmtzLApDaGVuLgoKVGhlIGZvbGxvd2luZyBjaGFuZ2VzIHNpbmNlIGNvbW1pdCA5ODUyZDg1ZWM5
ZDQ5MmViZWY1NmRjNWYyMjk0MTZjOTI1NzU4ZWRjOgoKIMKgIExpbnV4IDYuMTItcmMxICgyMDI0
LTA5LTI5IDE1OjA2OjE5IC0wNzAwKQoKYXJlIGF2YWlsYWJsZSBpbiB0aGUgR2l0IHJlcG9zaXRv
cnkgYXQ6CgogwqAgaHR0cHM6Ly9naXRodWIuY29tL3NvcGhnby9saW51eC5naXQgdGFncy9yaXNj
di1zb3BoZ28tZHQtZm9yLXY2LjEzCgpmb3IgeW91IHRvIGZldGNoIGNoYW5nZXMgdXAgdG8gYjVj
ZjY1Y2MwZmQwMGFhMzBmZjIxOGVjODE3MGRkNDhlM2NiZTc4ZDoKCiDCoCByaXNjdjogZHRzOiBz
b3BoZ286IEFkZCBlbW1jIHN1cHBvcnQgZm9yIEh1YXNoYW4gUGkgKDIwMjQtMTEtMDIgCjE5OjE5
OjA4ICswODAwKQoKLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t
LS0tLS0tLS0tLS0tLS0tLS0tLQpSSVNDLVYgRGV2aWNldHJlZXMgZm9yIHY2LjEzCgpTb3BoZ286
CkFkZCBwaW5jdHJsIHN1cHBvcnQgZm9yIENWMTgwMEIgJiBDVjE4MTJILgpBZGQgU0FSQURDIHN1
cHBvcnQgZm9yIENWMTgwMEIuCkFkZCBpbml0aWFsIExpY2hlZVJWLU5hbm8vU0cyMDAyLgpBZGQg
ZW1tYy9zZGlvIHN1cHBvcnQgZm9yIEh1YXNoYW4tUGkvQ1YxODEySC4KQWRkIHBvd2VyLWtleSBz
dXBwb3J0IGZvciBQaW9uZWVyQm94L1NHMjA0Mi4KClNpZ25lZC1vZmYtYnk6IENoZW4gV2FuZyA8
dW5pY29ybl93YW5nQG91dGxvb2suY29tPgoKLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t
LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQpDaGVuIFdhbmcgKDEpOgogwqDCoMKg
wqDCoCByaXNjdjogc29waGdvOiBkdHM6IGFkZCBwb3dlciBrZXkgZm9yIHBpb25lZXIgYm94CgpJ
bm9jaGkgQW1hb3RvICg0KToKIMKgwqDCoMKgwqAgcmlzY3Y6IGR0czogc29waGdvOiBjdjE4MDBi
OiBhZGQgcGluY3RybCBzdXBwb3J0CiDCoMKgwqDCoMKgIHJpc2N2OiBkdHM6IHNvcGhnbzogY3Yx
ODEyaDogYWRkIHBpbmN0cmwgc3VwcG9ydAogwqDCoMKgwqDCoCByaXNjdjogZHRzOiBzb3BoZ286
IEFkZCBzZGlvIGNvbmZpZ3VyYXRpb24gZm9yIEh1YXNoYW4gUGkKIMKgwqDCoMKgwqAgcmlzY3Y6
IGR0czogc29waGdvOiBBZGQgZW1tYyBzdXBwb3J0IGZvciBIdWFzaGFuIFBpCgpUaG9tYXMgQm9u
bmVmaWxsZSAoNCk6CiDCoMKgwqDCoMKgIHJpc2N2OiBkdHM6IHNvcGhnbzogQWRkIGluaXRpYWwg
U0cyMDAyIFNvQyBkZXZpY2UgdHJlZQogwqDCoMKgwqDCoCByaXNjdjogZHRzOiBzb3BoZ286IEFk
ZCBMaWNoZWVSViBOYW5vIGJvYXJkIGRldmljZSB0cmVlCiDCoMKgwqDCoMKgIHJpc2N2OiBkdHM6
IHNvcGhnbzogQWRkIFNBUkFEQyBkZXNjcmlwdGlvbiBmb3IgU29waGdvIENWMTgwMEIKIMKgwqDC
oMKgwqAgcmlzY3Y6IGR0czogc29waGdvOiBmaXggcGluY3RybCBiYXNlLWFkZHJlc3MKCiDCoGFy
Y2gvcmlzY3YvYm9vdC9kdHMvc29waGdvL01ha2VmaWxlwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKg
wqDCoMKgwqDCoMKgIHzCoCAxICsKIMKgYXJjaC9yaXNjdi9ib290L2R0cy9zb3BoZ28vY3YxODAw
Yi1taWxrdi1kdW8uZHRzwqDCoMKgwqDCoCB8IDQ5IAorKysrKysrKysrKysrKysrKysrKysrKysr
KysrKysrKysrKysrKysrKysrKysrKysrCiDCoGFyY2gvcmlzY3YvYm9vdC9kdHMvc29waGdvL2N2
MTgwMGIuZHRzacKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgfCAxMCArKysrKysrKysrCiDC
oGFyY2gvcmlzY3YvYm9vdC9kdHMvc29waGdvL2N2MTgxMmgtaHVhc2hhbi1waS5kdHPCoMKgwqDC
oCB8IDIzIAorKysrKysrKysrKysrKysrKysrKysrKwogwqBhcmNoL3Jpc2N2L2Jvb3QvZHRzL3Nv
cGhnby9jdjE4MTJoLmR0c2nCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHwgMTEgKysrKysr
KysrKysKIMKgYXJjaC9yaXNjdi9ib290L2R0cy9zb3BoZ28vY3YxODF4LmR0c2nCoMKgwqDCoMKg
wqDCoMKgwqDCoMKgwqDCoMKgwqAgfCAyMSAKKysrKysrKysrKysrKysrKysrKysrCiDCoGFyY2gv
cmlzY3YvYm9vdC9kdHMvc29waGdvL2N2MTh4eC5kdHNpwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKg
wqDCoMKgIHwgMzIgCisrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrCiDCoGFyY2gvcmlz
Y3YvYm9vdC9kdHMvc29waGdvL3NnMjAwMi1saWNoZWVydi1uYW5vLWIuZHRzIHwgOTUgCisrKysr
KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysr
KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrCiDCoGFyY2gvcmlzY3YvYm9vdC9kdHMv
c29waGdvL3NnMjAwMi5kdHNpwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHwgNDMgCisr
KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysKIMKgYXJjaC9yaXNjdi9i
b290L2R0cy9zb3BoZ28vc2cyMDQyLW1pbGt2LXBpb25lZXIuZHRzwqDCoCB8IDE1ICsrKysrKysr
KysrKysrKwogwqAxMCBmaWxlcyBjaGFuZ2VkLCAzMDAgaW5zZXJ0aW9ucygrKQogwqBjcmVhdGUg
bW9kZSAxMDA2NDQgYXJjaC9yaXNjdi9ib290L2R0cy9zb3BoZ28vY3YxODF4LmR0c2kKIMKgY3Jl
YXRlIG1vZGUgMTAwNjQ0IGFyY2gvcmlzY3YvYm9vdC9kdHMvc29waGdvL3NnMjAwMi1saWNoZWVy
di1uYW5vLWIuZHRzCiDCoGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL3Jpc2N2L2Jvb3QvZHRzL3Nv
cGhnby9zZzIwMDIuZHRzaQoKCgoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX18KbGludXgtcmlzY3YgbWFpbGluZyBsaXN0CmxpbnV4LXJpc2N2QGxpc3RzLmlu
ZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9s
aW51eC1yaXNjdgo=

.
Date: Fri, 8 Nov 2024 09:37:55 +0000
From: Conor Dooley <conor@kernel.org>
To: soc@kernel.org
Cc: conor@kernel.org, linux-riscv@lists.infradead.org
Subject: [GIT PULL] RISC-V Devicetrees for v6.13


--===============5704879681779840529==
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="FZLg+64WqNyvpcXG"
Content-Disposition: inline


--FZLg+64WqNyvpcXG
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline

Hey,

Please pull a handful of changes, mostly for StarFive.
Branch is based on rc3 instead of rc1 as I'd usually do, because rc{1,2}
was not booting for me.

Cheers,
Conor.

The following changes since commit 8e929cb546ee42c9a61d24fae60605e9e3192354:

  Linux 6.12-rc3 (2024-10-13 14:33:32 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ tags/riscv-dt-for-v6.13

for you to fetch changes up to c8b72c301dbe71a7a55298d542dff7b2c3612765:

  riscv: dts: starfive: add DeepComputing FML13V01 board device tree (2024-10-31 12:22:53 +0000)

----------------------------------------------------------------
RISC-V Devicetrees for v6.13

StarFive:
Support for the DeepComputing FML13V01, a Framework laptop compatible
with a JH7110. This board is fairly different to the more standard SBCs
offerings that the kernel already supports, so there's also some
refactoring of jh7110-common.dtsi to move out nodes unused on the new
board.

Spacemit:
A vendor prefix I grabbed from the basic support series, since its
dependencies are not yet ready but peripheral drivers have started being
merged.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

----------------------------------------------------------------
Guodong Xu (2):
      riscv: dts: starfive: jh7110-common: revised device node
      riscv: dts: starfive: jh7110-common: move usb0 config to board dts

Sandie Cao (3):
      dt-bindings: vendor: add deepcomputing
      dt-bindings: riscv: starfive: add deepcomputing,fml13v01
      riscv: dts: starfive: add DeepComputing FML13V01 board device tree

Yangyu Chen (1):
      dt-bindings: vendor-prefixes: add spacemit

 .../devicetree/bindings/riscv/starfive.yaml        |  1 +
 .../devicetree/bindings/vendor-prefixes.yaml       |  4 ++++
 arch/riscv/boot/dts/starfive/Makefile              |  1 +
 arch/riscv/boot/dts/starfive/jh7110-common.dtsi    | 10 ---------
 .../dts/starfive/jh7110-deepcomputing-fml13v01.dts | 17 +++++++++++++++
 arch/riscv/boot/dts/starfive/jh7110-milkv-mars.dts | 22 +++++++++++++++++++
 .../boot/dts/starfive/jh7110-pine64-star64.dts     | 22 +++++++++++++++++++
 .../dts/starfive/jh7110-starfive-visionfive-2.dtsi | 25 ++++++++++++++++++++++
 8 files changed, 92 insertions(+), 10 deletions(-)
 create mode 100644 arch/riscv/boot/dts/starfive/jh7110-deepcomputing-fml13v01.dts

--FZLg+64WqNyvpcXG
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZy3b8wAKCRB4tDGHoIJi
0utQAQCSF9dqJxTjp9MWhEbjOcDFgds1awTrkTDJQgpQbXvkZQEAl2q5mEB0buiI
fchglJX2dd4H/IsV8AY7gR8cJKyRjQU=
=ItIu
-----END PGP SIGNATURE-----

--FZLg+64WqNyvpcXG--


--===============5704879681779840529==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

--===============5704879681779840529==--


.
